

1

2

3

4

5



18EC72

Seventh Semester B.E. Degree Examination, Feb./Mar. 2022 VLSI Design

CBCS SCHEME

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- With necessary circuit diagram, explain the operation of tristate inverter. Also realize a 2 : 1 a. multiplexer using tristate inverter. (08 Marks)
 - Implement a D flipflop using transmission gates and explain its operation with necessary b. tining diagram. (08 Marks)
 - Realize CMOS compound gate for the function Y = A(B+C) + DE. (04 Marks) c.

OR

- Explain the operation of MOSFET with necessary diagrams. Also derive the equation for a. drain current in linear and saturation region of operation. (10 Marks)
 - Draw the circuit of CMOS inverter and explain its DC transfer characteristics. (06 Marks) b.
 - Explain the following non-ideal effects channel length modulation, mobility degradation. c.

(04 Marks)

Module-2

Explain CMOS n-well fabrication process with necessary diagrams. (12 Marks) a. What is scaling. Compute drain current, power, current density and power density for b. constant field and constant voltage scaling. (08 Marks)

OR

- Draw the layout of Y = (A + B + C)D and estimate the area. a. (08 Marks) Mention different types of MOSFET capacitances and explain with necessary diagrams and b. equations. (06 Marks)
 - With neat diagram, explain lambda based design rules for wires and contacts. c. (06 Marks)

Module-3

- Develop the RC delay model to compute the delay of the logic circuit and calculate the delay a. of unit sized inverter driving another unit inverter. (08 Marks)
- b. Explain Cascode Voltage Switch Logic (CVSL). Also realize two input AND/NAND using CVSL. (06 Marks)
- c. Explain linear delay model. Compare the logical efforts of the following gates with the help of schematic diagrams :
 - i) 2-input NAND gate ii) 3-input NOR gate.

(06Marks)

OR

- Explain : i) pseudo nMOS ii) ganged CMOS with necessary circuit examples. 6 (06 Marks) a. Estimate t_{pdf} and t_{pdr} of a 3-input NAND gate if the output is loaded with h identical gates. b.
 - Use Elmore delay model. (08 Marks) (06 Marks)
 - Explain skewed gates with an example. c.



18EC72

(08 Marks)

Module-4

- 7 With necessary circuit diagrams, explain resettable latches with a. i) synchronous reset ii) asynchronous reset.
 - b. Compute the output voltage V_{out} in the following pass transistor circuits. Assume $V_t = 0.7$. (Ref. Fig.Q7(b)).



Fig.Q7(b)

- (06 Marks)
- c. With necessary diagram, explain a D flipflop with two-phase non-overlapping clocks. (06 Marks)

OR

With necessary circuit diagram explain 3-bit dynamic shift register with depletion load. 8 a.

- (08 Marks) Realize $F = \overline{A_1A_2A_3 + B_1B_2}$ using dynamic CMOS logic. Also explain the cascading b. problem in dynamic logic with necessary example. (08 Marks)
- c. Explain the general structure of ratioless synchronous dynamic logic with relevant diagram. (04 Marks)

Module-5

- 9 With necessary circuit diagram, explain the operation of three transistor DRAM cell. a.
 - (08 Marks) Explain full CMOS SRAM cell with necessary circuit topology. b. (08 Marks)
 - Explain the terms : c.
 - Observability i)
 - Controllability ii)
 - iii) Fault coverage.

(04 Marks)

OR

What is a fault model? Explain stuck-at model with examples. 10 a. (07 Marks)

- Mention the approaches used in design for testability. Explain scan based testing using b. necessary diagrams. (07 Marks) (06 Marks)
- Draw the circuit of 3-bit BIST register and explain. c.

2 of 2